Instantiating VHDL/Verilog modules (Generating the top level) usingan XML configuration file

T

turituri

Dear All,

I need to find a tool, which can instantiate VHDL/Verilog modules,
using an XML configuration file to define the ports and some constant
parameters (generics), to create a top level.

For example, if I need to instantiate 20 AND gates (or any other IP
that I want to re-use) on the top level, I would somehow create/edit
an XML file, such that the next time I need 30 modules, I will only
change this XML file.

If you have some other suggestion instead of using an XML, you are
more than welcome. All in all, I need to automate the IP re-use.

Regards,
Turituri
 
H

HT-Lab

turituri said:
Dear All,

I need to find a tool, which can instantiate VHDL/Verilog modules,
using an XML configuration file to define the ports and some constant
parameters (generics), to create a top level.

For example, if I need to instantiate 20 AND gates (or any other IP
that I want to re-use) on the top level, I would somehow create/edit
an XML file, such that the next time I need 30 modules, I will only
change this XML file.

If you have some other suggestion instead of using an XML, you are
more than welcome. All in all, I need to automate the IP re-use.

Regards,
Turituri

Do a search for IP-XACT+Eclipse, Mentor Graphics HDL-Designer also has an
IP-XACT option and there are more commercial tools.

Hans
www.ht-lab.com
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,744
Messages
2,569,483
Members
44,901
Latest member
Noble71S45

Latest Threads

Top