Link for Joining the FPGA/CPLD Design Group on LinkedIn

C

cpld-fpga-asic

Link for Joining the FPGA/CPLD Design Group on LinkedIn

http://www.linkedin.com/e/gis/56713/3CC3BF77FD22

Group for People Involved In the Design and Verification of FPGA's,
other Programmable Logic , and CPLD's to Exchange Idea's and
Techniques. You should have FPGA / CPLD Design / Verification on your
Profile. (The focus is more on FPGA/CPLD in the product as opposed to
FPGA's solely as a path to an ASIC) VHDL / Verilog / ABLE / SystemC
and other HDL's as well. Vendors included: Xilinx, Altera, Actel,
Lattice, Atmel, QuickLogic, Tabula, Silicon Blue, Mentor, Cadence,
Synopsys, Aldec, NI, Altium, and Many Others.
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,755
Messages
2,569,536
Members
45,009
Latest member
GidgetGamb

Latest Threads

Top