Xilinx ISE, expression not globally static inside generic map

Discussion in 'VHDL' started by Zo Ki, Nov 22, 2016.

  1. Zo Ki

    Zo Ki

    Joined:
    Nov 22, 2016
    Messages:
    1
    Likes Received:
    0
    Hello,

    Is this allowed inside Xilinx ISE : generic map (record1.field1'length) ??

    Previously I have defined record:

    type test_record is record
    field1 : std_logic_vector(31 downto 0);
    field2 : std_logic_vector(31 downto 0);
    end record;

    constant record1 : test_record := ((others => '0'),(others => '0'));

    I get this error message:

    The actual value (Attribute name) associated with a generic must be a globally static expression

    Thanks in advance :)
     
    Zo Ki, Nov 22, 2016
    #1
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.