error in serial right operation in modelsim10.4a


Joined
Oct 5, 2015
Messages
1
Reaction score
0
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
entity convert is
port(a:in std_ulogic_vector(0 to 15);s:eek:ut std_ulogic_vector(0 to 15));
end convert;
architecture convert of convert is
signal r,b,x,q:std_ulogic_vector(0 to 15);
begin
x<=a;
for i in 0 to 15 loop--here error is Illegal concurrent statement.
b<="0000000000000001";
s(i)<=x and b;//error is Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
x<= x srl 1; //error is No feasible entries for infix operator "srl",ype error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
end loop;
end convert;
--is simulated in modelsim10.4a.can anyone help me in resolving this errors.
 
Ad

Advertisements


Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Top