Reflexions about a new HDL language

Joined
Jun 28, 2012
Messages
8
Reaction score
0
Hello,

I am thinking about defining a new HDL language, that will be more modern than VHDL (and Verilog) and allow a little higher level behavioral description than VHDL. For this language, I am beeing influenced by VHDL, Ada, Ruby and MyHDL. In short, it will be like an enhanced VHDL language that aims to be especially attractive for VHDL developpers. I also would like to write its compiler in Ada.
I don't know if it is a project that I will abandon as fast as it popped up in my mind, or not :).

Anyways, I made a document with my first reflexions for this new language. I currently don't have the right to post links because I need a few more posting. So to have the link, remove the spaces of :
http :// hdl-eesi.rhcloud . com

I think it's a good idea to ask for feedback before I go too far :), so what are your feedbacks ?

Cheers,
Jonas
 
Joined
Oct 19, 2013
Messages
1
Reaction score
0
You don't want a new HDL, just add the essential features to C++ - a quick hack a clang will do that.

Check out my parallel.cc website for extension ideas.

Kev.
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,787
Messages
2,569,630
Members
45,334
Latest member
66Zeinab9

Latest Threads

Top