Verilog Code to VHDL Code

[pplnet]

Hi all,
Need experts here helps on this matter

This is Verilog Code but how to translate into VHDL code?

assign out = (|sum[10:8])?8'hff : sum[7:0];