Instantiation of verilog component

S

sadann

Joined
Feb 27, 2008
Messages
1
Reaction score
0
Can anybody direct me to links that explain how to instantiate a verilog component into a vhdl testbench?
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads

Low level block coding 0
problem mixing vhdl and verilog using tristate 1
How to instantiate a verilog block inside a VHDL entity? 4
vhdl & verilog simulation 4
verilog, rtl, simulation 0
Use verilog component in vhdl bench 0
System Verilog 1
Black boxing direct instantiation 3

Members online

Total: 28 (members: 2, guests: 26)
Robots: 352

Forum statistics

Threads
473,768
Messages
2,569,574
Members
45,048
Latest member
verona

Latest Threads

Top